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Abstract—Three-phase back-to-back converters have a wide
range of applications (e.g. wind turbines) in which the reliability
and cost-effectiveness are of great concern. Among other com-
ponents and interconnections, DC-link capacitors are one of the
weak links influenced by environmental stresses (e.g. ambient
temperature, humidity, etc.) and operating stresses (e.g. voltage,
ripple current). This paper serves to investigate the ways of
reducing ripple current stresses of DC-link capacitors in back-to-
back converters. The outcome could benefit to achieve either an
extended lifetime for a designed DC-link or a reduced DC-link
size for fulfilling a specified lifetime target. The proposed control
strategies have been demonstrated on a study case of a 1.5 kW
converter prototype. The experimental verifications are in well
agreement with the theoretical analyses.
I. INTRODUCTION
It has been observed in recent years that the challenges
in power electronics design is in a way of more demanding
reliability performance and more stringent cost constraint
[1–3], such as the pressure of cost-of-energy reduction in
renewable energies. Three-phase voltage-source Back-to-Back
(BTB) converters are widely used in wind turbines, of which
the DC-link capacitors are found to be one of the weak
links in field operations. Both aluminum electrolytic capacitors
and film capacitors have been designed into different wind
turbine products. For aluminum electrolytic capacitors, the
ambient temperature and the internal temperature rise due
to ripple current are of critical stressors that influence the
lifetime. For film capacitors, the reliability performance is
still of a high level of uncertainty in field operation due to
relatively lack of field experiences. In high ripple current stress
scenarios, high internal temperature raises could still occur.
Moreover, the internal temperature variations will induce more
chance of moisture absorption, which is a critical stressor
to the failure of film capacitors [4]. The capacitor lifetime
dependence on temperature and voltage has been discussed
in [4] and is represented in (1), where L is the lifetime,
V is maximum voltage across capacitors, KB is Boltzmanns
constant (8.62× 10−5 eV/K), Ea is activation energy, n is the
voltage stress exponent, T is the hotspot temperature, Tamb
is the ambient temperature, Rha is the equivalent thermal
resistance from hotspot to ambient, ESR(fi) is the equivalent
series resistance at frequency fi, Irms(fi) is the root-mean-
square value of the ripple current at frequency fi. It can
be noted that the ripple current spectrum contributes to the
hotspot temperature in terms of self-heating of the capacitors.
Therefore, the reduction of ripple current stresses will be
beneficial to improve the reliability or to reduce the size of
DC links composed of either electrolytic capacitors or film
capacitors, or both.
L ∝ V −n × exp
(
Ea
KBT
)
T = Tamb +Rha ×
n∑
i=1
ESR(fi)× I2rms(fi)
(1)
Efforts have been devoted to the reduction of ripple current
stresses of capacitors in three-phase systems in the prior-art
research [5–8]. Current source converters are used for the wind
power system in order to avoid the DC link capacitor [5].
However the performance is not as good as voltage source
converters in terms of the power loss caused by the DC link
inductor and the quality of the current especially at low power
ratio. The voltage source converter technology is much more
mature and it is still the dominant in the market as well as
in the research. The feed forward control and direct capacitor
current control can be used to reduce the imbalance between
the input and output power of the DC link capacitor during
the dynamic process [6], [8]. However, the approaches cannot
handle the ripple current with a carrier frequency on the DC
link, which is introduced by the PWM modulation and exists
during both the dynamic and steady state.
The research focusing on the carrier frequency ripple cur-
rent has therefore be conducted [9–15]. The RMS value of the
DC capacitor current is derived for a AC-DC-AC system with
a diode rectifier in front [9]. The analytical result has a good
accuracy even the ac currents contain high ripples. However
the spectrum of the DC link current is a more critical factor for
the DC link capacitor due to its frequency-dependent ESR(fi)
[16]. The spectrum of the DC link current in PWM converters
has been derived for a single leg and three-phase systems,
respectively [10], [11], [12], which actually contains DC com-
ponent, baseband harmonics, carrier frequency harmonics, and
carrier-sideband harmonics. However, only the DC capacitor
current in a single stage power converter is analyzed, while
that in a BTB converter is still unknown. Another important
aspect is the approaches to reduce the DC capacitor current.
Synchronizing the carriers of the back-to-back converter is an
efficient way to reduce the DC-link current, where the in-phase
condition is found to be the most optimal [7]. However, more
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Fig. 1. Scheme of the back-to-back converter.
details are still missing, and the impact of the other parameters
is also worthy to be studied.
Therefore, in this paper the impact of the parameters on the
DC link current as well as the DC capacitor current is inves-
tigated based on a simple derivation. Then the opportunities
of using control strategies to reduce the DC capacitor current
can be created. The analytical results are finally verified by
the simulation results and the test on a 1.5 kW prototype in
the laboratory.
II. ANALYSIS OF THE DC LINK CURRENT
Fig. 1 demonstrates the scheme of a BTB converter, which
is composed of a three-phase rectifier and a three-phase
inverter. iax, ibx, and icx are the AC currents, idcx is the
DC link current, icap is the current of the DC link capacitor
(x = 1 or 2, which represents the rectifier and the inverter,
respectively). According to the Kirchhoff’s Current Law, icap
is the difference between idc1 and idc2. It is therefore essential
first to analyze the generation mechanism of idcx. In fact, as
in a voltage source converter (the rectifier or the inverter), the
idcx is the combination of iax, ibx and icx. The switching
between the AC currents finally leads to the pulsed idcx. A
spectrum analysis is thus carried out for idcx in a universal
three-phase voltage converter. The DC link current is illustrated
in Fig. 2, where the Refa, Refb and Refc are the references
of the modulation, ia, ib and ic are the ac currents, which are
expressed as follows,

Refa = Mcos[ω0(t− t0)] +M3rd
Refb = Mcos[ω0(t− t0)− 2pi3 ] +M3rd
Refc = Mcos[ω0(t− t0) + 2pi3 ] +M3rd
(2)

ia = Icos[ω0(t− t0) + ϕ]
ib = Icos[ω0(t− t0)− 2pi3 + ϕ]
ic = Icos[ω0(t− t0) + 2pi3 + ϕ]
(3)
where M is the modulation index, ω0 is the fundamental
frequency, M3rd is the third-harmonic injection, I is the
amplitude of the ac currents, ϕ is the power factor angle of the
ac side, t0 is the initial time, which is indicated in Fig. 2. It can
be seen that, the dc link current has the same envelope with
the ac currents. Moreover, according to the cross points of the
references, a fundamental cycle is divided into six segments.
In each segment the dc link current is composed of two ac
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Fig. 2. Illustration of the converter side dc current.
currents, which are respectively the positive and minus currents
in the phase of the top and bottom references. For example,
in Segment I since Refa and Refb are the top and bottom
references, the dc link current idc is composed of ia and ib. In
the zoomed figure, it is found that the dc link current is actually
composed of four pulses in each switching cycle, where the
amplitude is that of the corresponding ac current as mentioned
above, while the durations of the current pulses are determined
by the difference between the references. It should be noted
that, the carrier-based SVPWM and the decreasing/increasing
carrier are assumed to be employed, which can relieve the DC
link ripple current according to the literatures [11]. The Fourier
decomposition is then carried out for further analysis of the
DC link current, and it can be represented by a double Fourier
series as following [10],
idc = I0 +
∞∑
n=1
Incos[nω0(t− t0) + θn]
+
∞∑
m=1
∞∑
n=−∞
Imncos[(mωs + nω0)(t− t0) + θmn]
(4)
where I0 is the DC component, In and θn are the amplitude
and initial phase of the fundamental and baseband harmonics,
Imn and θmn are the amplitude and initial phase of the
carrier frequency and carrier-side harmonics, ωs is the angular
frequency of the carrier. It can be noted that the harmonics
contain the components from fundamental frequency till carrier
frequency multiplier. The dominant components however are
the carrier frequency and carrier-sideband harmonics. Since
the fundamental frequency of the DC link current is 3ω0, their
amplitudes can be derived as,
1
2
I2mn =
3ω0
2pi
∫ t0+ 2pi3ω0
t0
idcimndt =
3ω0
2pi
1∑
j=0
N−1∑
k=0{(∫ t02+kTs+jNTs+to
t01+kTs+jNTs+to
+
∫ t06+kTs+jNTs+to
t05+kTs+jNTs+to
)
i1 × imndt+(∫ t03+kTs+jNTs+to
t02+kTs+jNTs+to
+
∫ t05+kTs+jNTs+to
t04+kTs+jNTs+to
)
i2 × imndt
}
(5)
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Fig. 3. Details of the DC link current in a switching cycle.
where imn = Imncos[(mωs+nω0)(t−t0)+θmn], k means it is
the (k+1)th switching cycle, N = ωs6ω0 , t01 ∼ t06 are the time
durations regarding to the pulse currents as indicated in Fig.
3, i1 and i2 are the amplitudes of the pulse currents, j = 0, 1
represent Segment I and II , respectively. By observing Fig.
3, it can be found that,
j = 0,
{
i1 = ia
i2 = −ic j = 1,
{
i1 = ib
i2 = −ic
(6)
Substituting (3) into (6), it is gained,
j = 0,
{
i1 = Icos(ω0kTs + ϕ)
i2 = −Icos(ω0kTs + 2pi3 + ϕ)
j = 1,
{
i1 = Icos(ω0kTs − pi3 + ϕ)
i2 = −Icos(ω0kTs + pi + ϕ)
(7)
The duration of the pulse currents can be expressed as,

t00 = Ts − 2(tP1 + tP2)
t01 =
t00
4
t02 = t01 + tP1
(8)
where t00 is the duration of the zero vectors, tP1 and tP2 are
the durations of the pulse currents, as illustrated in Fig. 3, and
they can be further derived as,
j = 0,
{
tP1 =
Refa−Refb
2
Ts
2
tP2 =
Refb−Refc
2
Ts
2
j = 1,
{
tP1 =
Refb−Refa
2
Ts
2
tP2 =
Refa−Refc
2
Ts
2
(9)
Substituting (9) into (8), it is obtained that,
j = 0,
{
t01 =
1
4Ts −
√
3M
8 cos(kωTs − pi6 )Ts
t02 =
1
4Ts +
3M
8 cos(kωTs +
pi
3 )Ts
j = 1,
{
t′01 =
1
4Ts −
√
3M
8 cos(kωTs − pi6 )Ts
t′02 =
1
4Ts − 3M8 cos(kωTs + pi3 )Ts
(10)
where t0x and t′0x relate to Segment I and II , respectively,
and x can be 1 ∼ 6. Substituting (7) and (10) into (5), it can
be obtained,
Imn =
ω0
pi
1
mωs + nω0
N−1∑
k=0{
Icos(kω0Ts + ϕ)×A(t)
(∣∣∣t=t02
t=t01
+
∣∣∣t=t06
t=t05
)
−Icos(kω0Ts + 2pi
3
+ ϕ)×A(t)
(∣∣∣t=t03
t=t02
+
∣∣∣t=t05
t=t04
)
+Icos(kω0Ts − pi
3
+ ϕ)×A(t)
(∣∣∣t=t′02
t=t′01
+
∣∣∣t=t′06
t=t′05
)
−Icos(kω0Ts + pi + ϕ)×A(t)
(∣∣∣t=t′03
t=t′02
+
∣∣∣t=t′05
t=t′04
)}
(11)
where A(t) = sin[(mωs + nω0)t + nω0(k + jN)Ts + θmn].
Considering nω0  mωs (Imn with large n is much smaller
than the dominant harmonics), A(t) can be simplified as,
A(t) = sin[mωst+ nω0(k + jN)Ts + θmn] (12)
According to Fig. 3, it can be easily gained that,

t01 + t06 = Ts
t02 + t05 = Ts
t03 + t04 = Ts

t′01 + t
′
06 = Ts
t′02 + t
′
05 = Ts
t′03 + t
′
04 = Ts
(13)
According to (12) and (13), it is obtained that,
A(t06) = A(−t01), A(t05) = A(−t02), A(t04) = A(−t03)
A(t′06) = A(−t′01), A(t′05) = A(−t′02), A(t′04) = A(−t′03)
(14)
Another condition regarding to the time points is,
t01 + t03 =
Ts
2
, t′01 + t
′
03 =
Ts
2
(15)
Substituting (15) into (12), it can be obtained that,
if m is odd,
A(t03) = −A(−t01), A(−t03) = −A(t01)
A(t′03) = −A(−t′01), A(−t′03) = −A(t′01)
(16)
if m is even,
A(t03) = A(−t01), A(−t03) = A(t01)
A(t′03) = A(−t′01), A(−t′03) = A(t′01)
(17)
According to (10), it is found that,
t′01 = t01, t
′
02 =
Ts
2
− t02 (18)
Substituting (18) into (12), it is obtained that,
if m is odd,
A(t′02) = −A(−t02), A(−t′02) = −A(t02) (19)
if m is even,
A(t′02) = A(−t02), A(−t′02) = A(t02) (20)
Substituting (12), (14), (16), (17), (19) and (20) into (11),
it can be gained,
if m is odd, n = 3z and z is odd (otherwise Imn = 0),
Imn =
ω0
pi
12
mωs + nω0
N−1∑
k=0
{
Icos(kω0Ts +
pi
3
+ ϕ)×[
sin(mωst02)− sin(mωst01)
]
cos(nω0kTs + θmn)
}
(21)
if m is even, n = 3z (otherwise Imn = 0) and z is even,
Imn =
ω0
pi
12
mωs + nω0
N−1∑
k=0{[
Icos(kω0Ts +
pi
3
+ ϕ)× sin(mωst02)−
√
3Icos(kω0Ts − pi
6
+ ϕ)× sin(mωst01)
]
×
cos(nω0kTs + θmn)
}
(22)
The magnitude of the harmonics in the DC link current is
finally obtained by the following equations,
|Imn| =
√
I2mn(θmn = 0) + I
2
mn(θmn =
pi
2
) (23)
While the DC capacitor current can be gained as,
icap = idc1 − idc2 = I01 − I02 +
∞∑
n=1
{
|In1|cos[nω01(t− t0) + θn1]−
|In2|cos[nω02(t− t′0) + θn2]
}
+
∞∑
m=1
∞∑
n=−∞
{
|Imn1|cos[(mωs1 + nω01)(t− t0) + θmn1]−
|Imn2|cos[(mωs2 + nω02)(t− t′0) + θmn2]
}
(24)
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Fig. 4. The relationship between the Spectrum of the DC link current and
the DC capacitor current.
where x1 and x2 represent the parameters of the rectifier and
the inverter, respectively, and x can be idc, I0, In, ω0, θn, Imn,
ωs, and θmn. t0 and t′0 are the initial time of the rectifier and
the inverter, respectively. Since the input and output power
of the BTB are balanced, the DC link current should have
the same DC component. The active rectifier and the inverter
normally have different fundamental frequencies such as in
the motor drive application, the baseband and carrier-sideband
harmonics thus are completely retained in the DC capacitor
current. The carrier frequency can be easily made the same
to cancel the harmonics at carrier frequency multiplier. The
scheme is also illustrated in Fig. 4. Actually, the baseband
harmonics of the DC link current are much smaller than the
carrier frequency and carrier sideband harmonics, therefore
they are neglected. It should be noted that the RMS value
of carrier-sideband group can be calculated at the carrier
frequency multiplier since their frequencies are quite close
[13], but this is only valid for the DC capacitor current in
a single stage converter and not the BTB converter.
The harmonics of carrier frequency multiplier can be
obtained by substituting n = 0 into (22) and it is,
im0 = Im0(θm0 = 0)cos[mωs(t− t0)] (25)
If the rectifier and the inverter have the same carrier
frequency (ωs1 = ωs2) and phase (t01 = t02 + aTs, a ∈ Z),
the harmonics of carrier frequency multiplier in the DC link
current can be derived as,
Im0,cap = Im01(θm01 = 0)− Im02(θm02 = 0) (26)
III. THE CURRENT SPECTRUM
The impacts of the ac power factor angle ϕ, the fundamen-
tal frequency ω0, and the modulation index M on the spectrum
of the DC link current are investigated for a general voltage
source inverter or rectifier based on the analytic expression
and they are illustrated in Fig. 5, Fig. 6, Fig. 7 and Fig. 8.
Fig. 5. Spectrum of the DC link current vs. phase angle (M = 1).
Fig. 6. Spectrum of the DC link current vs. fundamental frequency (ϕ =
pi/6,M = 1).
The z-axis is Imn when n = 0, otherwise it is |Imn|. First of
all, only even harmonics exist at carrier frequency multiplier.
When ϕ is close to zero, all the carrier-sideband harmonics will
also become zero, while the even carrier frequency harmonics
achieve their peak values. However the carrier frequency
harmonics will attenuate to zero when ϕ increases to ±pi/2,
at the same time the carrier-sideband harmonics will increase
(Fig. 5). The variation of the fundamental frequency only
influences the spectrum slightly (Fig. 6). The carrier frequency
harmonics will increase when the modulation index decreases
from 1.1 to 0.7, which covers the normal operation range
of the back-to-back converter. Meanwhile, the trends of the
carrier sideband harmonics are inconsistent. The harmonics at
ωs±3ω0 will decrease while those at 3ωs±9ω0 will increase,
which are the dominant components. Moreover, ϕ = 0 will
lead to cancellation of the carrier-sideband harmonics and
ϕ = ±pi/2 will cause zero carrier harmonics (Fig. 7 and 8).
In order to cancel the carrier frequency harmonics as much
as possible, the impact of the phase shift between the two
Fig. 7. Spectrum of the DC link current vs. modulation index (ϕ = 0).
Fig. 8. Spectrum of the DC link current vs. modulation index (ϕ = ±pi/2).
carriers on the DC capacitor current spectrum needs to be
investigated. According to (36), it is obtained,
im0,cap = Im01cos[mωs(t−t0)]−Im02cos[mωs(t−t′0)] (27)
The initial time difference can be defined as,
t0 − t′0 = aTs + ∆T, a ∈ Z,−
Ts
2
< ∆T ≤ Ts
2
(28)
Substituting (40) into (39), it is gained that,
Im0,cap =
√
I2m01 − 2Im01Im02cos(mωs∆T ) + I2m02 (29)
The spectrum of the DC capacitor current as a function
of ∆T is indicated in Fig. 9 and Fig. 10, where f01 and f02
are the fundamental frequency of the rectifier and the inverter,
respectively. It can be seen that both the carrier-sideband
harmonics of the rectifier and the inverter exist in the DC
capacitor current, and they have no relation to ∆T . Moreover,
the carrier-sideband harmonic become much smaller when
ϕ1 = ϕ2 changes from ±pi/2 to 0. To the contrary, the even
Fig. 9. Spectrum of the DC capacitor current vs. ∆T (f01 = 50Hz, f02 =
31Hz,ϕ1 = ϕ2 = 0,M1 = M2 = 1, I1 = I2).
Fig. 10. Spectrum of the DC capacitor current vs. ∆T (f01 = 50Hz, f02 =
31Hz,ϕ1 = ϕ2 = ±pi/2,M1 = M2 = 1, I1 = I2).
carrier harmonics are close to zero when ϕ1 = ϕ2 = ±pi/2,
and there is no odd carrier harmonic. Actually, the ∆T only
have effect on the carrier harmonics in the DC capacitor
current. When ∆T = 0, all the even carrier harmonics achieve
to zero, and then their amplitudes change periodically to the
double of their frequency when |∆T | increases.
As a conclusion of the analytic results above, from the
DC capacitor current reduction point of view, the carriers of
the rectifier and the inverter should be synchronized with each
other not only the frequency but also the phase (actually the
phase shift can be 0 or pi). Then, considering the reality that the
rectifier and the inverter normally have different modulation
index M , phase shift ϕ, and ac current amplitude I , the effort
to coordinate these parameters according to their impact on the
spectrum of the DC link current is needed in order to make
the spectrum of the DC link currents close to each other and
thereby achieve a lower DC capacitor current. It should be kept
in mind that, the I is only a gain of the harmonics, while both
the M and the ϕ can lead to different trends of the carrier and
the carrier-sideband harmonics.
IV. SIMULATION VALIDATION
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Fig. 11. The ac currents and the corresponding analytical and FFT spectrums
(f0 = 50 Hz, fs = 2 kHz, ϕ = −32o, M = 1.05, I = 2507 A).
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Fig. 12. The ac currents and the corresponding analytical and FFT spectrums
(f0 = 50 Hz, fs = 2 kHz, ϕ = −13o, M = 0.95, I = 606 A).
In order to verify the accuracy of the analytic expression
of the DC link current spectrum, a BTB converter is built in
PLECSBlockset and SVPWM is employed to keep consis-
tent with the analysis. The Fast Fourier Transformation (FFT)
function is used to obtain the DC link current spectrum. The
comparisons between the spectrums gained by the analytic
expression and FFT are carried out and they are shown in Fig.
11 and Fig. 12 at two different power ratios. As seen, a good
agreement of the dominant harmonics of the DC link current
is achieved between the analytical and FFT results, in terms of
the first carrier-sideband group, second carrier-sideband group,
and the even harmonics of the carrier frequency. Moreover, the
accuracy of the analytic expression is still acceptable with 30%
ac current ripple, although the ripple is not considered in the
derivation of the analytic expression.
V. EXPERIMENTAL TEST
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Fig. 13. The 1.5 kW back-to-back prototype for the validation.
In order to verify the analysis in Section II and III, a
1.5 kW back-to-back converter is built up, as shown in Fig.
13. The DC capacitors contain a 900 uF electrolytic capacitor
bank and a 1 uF film capacitor, where the latter one is used
to clamp the overshot of the dc bus voltage due to its much
better performance at high frequency. Besides, a much smaller
film capacitor is put on the dc bus close to each phase leg
of both the rectifier and the inverter, in order to clamp the
overshot of the dc bus voltage and protect the IGBTs. But
since their capacitances (1 nF - 10 nF) are much smaller than
the one with the capacitor bank, they will only draw the dc
link current slightly. Thereby, the currents measured at the
points as shown in Fig. 13 can be considered as the ideal
idc1, idc2, and icap. The experiment results are indicated in
Fig. 14 and Fig. 15, where the dc bus voltage is 250 V, the
fundamental frequencies of the rectifier and the inverter are
50 Hz and 40 Hz, respectively, V1 and V2 are the amplitudes
of the AC voltages and indirectly represent the modulation
indexes of the rectifier and the inverter, PF1 and PF2 are their
power factors. The phase voltage, power factor, and amplitude
of the phase current of the inverter are always kept at 85 V,
1, and 8 A. It can be seen that when both the amplitudes of
the phase voltage and power factors of the rectifier and the
inverter are the same, the amplitudes of the DC-link currents
idc1 and idc2 are quite close to each other (Fig. 14 (a)), where
the small difference is due to the voltage drop on the inductor
of the ac filter. The DC-link current amplitude of the rectifier
will increase when its power factor or phase voltage decreases
(Fig. 14 (b) and Fig. 14 (c)). Moreover, the DC-link currents
idc1 and idc2 are always in-phase (Fig. 15 (a), (b) and (c)),
because of the synchronization of the carriers. Besides, when
the amplitudes of the phase voltage and power factors are the
same, the rectifier and the inverter will have almost the same
pulsed DC-link currents, in terms of the amplitude and width.
Thereby, the capacitor current icap is minimized (Fig. 15 (a)).
When the power factor of the converter decreases to 0.9 its DC-
link current idc1 will be slightly changed on the amplitude and
also the width. At the same time, the capacitor current icap will
increase slightly (Fig. 15 (b)). A larger change can be observed
on the amplitude and width of dc-link current idc1, when the
AC voltage of the converter decreases to 0.75 pu, and the
capacitor current is also much larger than the other two cases
(Fig. 15 (c)). The RMS values of the capacitor currents are
calculated based on the measured data, and they are 1 pu, 1.3
pu and 1.8 pu (2.4 A is normalized as 1 pu) for the three cases
in Fig. 15 (a), (b), and (c), respectively.
VI. CONCLUSION
New perspectives to reduce the DC-link capacitor ripple
current have been investigated based on a generic derivation on
the capacitor current ripple of the BTB converter. Besides the
synchronization of the pulsed dc-link currents of the rectifier
stage and inverter stage of BTB converter, the theoretical
studies reveal that the width and amplitude of the pulsed dc-
link currents also have significant impact on the capacitor
current stresses. The factors which influence those width and
amplitude are therefore identified, such as the modulation
index and the power factor. A 1.5 kW BTB converter prototype
is built and the DC-link capacitor ripple current is measured
under different control conditions. The experimental results
verify the theoretical expectations.
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